## AMENDMENTS TO THE CLAIMS:

Claims 1-150 (previously canceled)

151. (previously presented) A controller device for controlling a synchronous dynamic random access memory device, the controller device comprises:

first output driver circuitry to output block size information to the memory device, wherein the block size information defines an amount of data to be output by the memory device; and

input receiver circuitry to receive the amount of data output by the memory device.

further including second output driver circuitry to output an operation code to the memory device, wherein the operation code specifies a read operation, and wherein, in response to the operation code, the memory device outputs the amount of data.

wherein the operation code is included in a packet.

the controller device of claim 133 wherein the block size information and the operation code are included in the same packet.

wherein the first output driver circuitry outputs the block size information in response to a first transition of an external clock signal, and the second output driver circuitry outputs the operation code in response to a second transition of the external clock signal.

156. (previously presented) The controller device of claim 152 wherein the first output driver circuitry and the second output driver circuitry output address information to the memory device.

the controller device of claim 156 wherein the block size information, the address information and the operation code are output to the memory device via an external bus.

wherein the external bus includes a plurality of signal lines to carry, in a multiplexed format, the block size information, the operation code and the address information.

157. (previously presented) The controller device of claim 157 further including delay locked loop circuitry, coupled to the input receiver circuitry, to generate an internal clock signal, wherein the input receiver circuitry samples the amount of data in response to the internal clock signal.



160. (currently amended) The controller device of claim 161 further including delay locked loop circuitry, coupled to the first output driver circuitry, to generate an internal clock signal, wherein the first output driver circuitry outputs the block size information in response synchronously with respect to the internal clock signal.

(previously presented) The controller device of claim wherein the block size information is a binary code.

162. (currently amended) The controller device of claim 151 wherein the input receiver circuitry samples:

a first portion of the amount of data during a first half of a clock cycle of the an external clock signal; and

a second portion of the amount of data during a second half of the clock cycle of the external clock signal.

163. (currently amended) The controller device of claim 151-wherein the input receiver circuitry samples:

a first portion of the amount of data in response to a rising edge of the an external clock signal; and

a second portion of the amount of data in response to a falling edge of the external clock signal.



164. (previously presented) An integrated circuit device comprising:

a plurality of output drivers to output block size information to a second integrated circuit device, wherein the block size information represents an amount of data to be output by the second integrated circuit device;

a delay locked loop to generate an internal clock signal; and

a plurality of input receivers, coupled to the delay locked loop, to sample the amount of data output by the second integrated circuit device, wherein the amount of data is sampled synchronously with respect to the internal clock signal.

(currently amended) The integrated circuit device of claim 164 further including a clock receiver to receive an external clock signal, wherein the delay locked loop generates the internal clock signal using the external clock signal.

claim 107 wherein the plurality of output drivers outputs the block size information to the second integrated circuit device via a bus, wherein the bus includes a plurality of signal lines.

claim 100 wherein the plurality of signal lines carry carries, in a multiplexed format, an operation code, address information and the block size information.



168. (previously presented) The integrated circuit device of claim 164 wherein the block size information is a binary code.

169. (previously presented) The integrated circuit device of claim less wherein the block size information is included in a request packet.

(previously presented) The integrated circuit device of claim 169 wherein the amount of data output by the second integrated circuit device is included in a data packet.

(currently amended) The integrated circuit device of claim 270 wherein the data packet is output by the second integrated circuit device onto a set of signal lines, and the request packet is output to the second integrated circuit device via the same set of signal lines.

172. (currently amended) The integrated circuit device of claim 164 wherein:

during a first half of a clock cycle of the an external clock signal, the plurality of input receivers samples a first portion of the amount of data output by the second integrated circuit device; and

during a second half of the clock cycle of the external clock signal, the plurality of input receivers samples a second portion of the amount of data output by the second integrated circuit device.



6

173. (currently amended) The integrated circuit device of claim 164 wherein:

the plurality of input receivers samples a first portion of the amount of data output by the second integrated circuit device in response to a rising edge of the an external clock signal; and

the plurality of input receivers samples a second portion of the amount of data output by the second integrated circuit device in response to a falling edge of the external clock signal.

28

(currently amended) An integrated circuit device for controlling a synchronous memory device, the controller integrated circuit device comprises:

clock receiver circuitry to receive an external clock signal;
delay locked loop circuitry, coupled to the clock receiver
circuitry, to generate an internal clock signal; and

a first plurality of output drivers, coupled to the delay locked loop circuitry, to output an amount of write data in response synchronously with respect to the internal clock signal.

(currently amended) The integrated circuit device of claim 174 further including input receivers to sample read data that is output by the synchronous memory device.

(currently amended) The integrated circuit device of claim 15 wherein the input receivers are coupled to the delay locked loop circuitry to sample the <u>read</u> data in response synchronously with respect to the internal clock signal.

(currently amended) The integrated circuit device of claim 174 175 wherein:

synchronously with respect to en a rising edge transition of the external clock signal, the input receivers sample a first portion of the read data that is output by the memory device; and

synchronously with respect to on a falling edge transition of the external clock signal, the input receivers sample a second portion of the <u>read</u> data that is output by the memory device.



(currently amended) The integrated circuit device of claim 174 further including a second plurality of output drivers to output a first an operation code to the synchronous memory device, wherein the first operation code specifies a read operation, and wherein the synchronous memory device, in response to the first operation code, outputs read data.

37. (currently amended) The integrated circuit device of claim 174 wherein:

the first plurality of output drivers outputs a first portion of the amount of write data in response to a rising edge transition of the external clock signal; and

the first plurality of output drivers outputs a second portion of the amount of write data in response to a falling edge transition of the external clock signal.

(currently amended) The integrated circuit device of claim 12 further including a second plurality of output drivers to output a second an operation code to the synchronous memory device, wherein the second operation code specifies a write operation, and wherein the memory device, in response to the second operation code, samples the amount of write data.

(currently amended) The integrated circuit device of claim wherein the first plurality of output drivers are coupled to the synchronous memory device via an external bus that includes



a plurality of signal lines.

(currently amended) The integrated circuit device of claim 181 wherein the first plurality of output drivers outputs an operation code and address information to the synchronous memory device, in a multiplexed format, via the plurality of signal lines.

(currently amended) The integrated circuit device of claim 194 wherein the first plurality of output drivers includes a plurality of output drivers to output an operation code to the synchronous memory device, wherein the operation code specifies a read operation, and wherein the memory device outputs read data in response to the operation code specifying the read operation.



device for controller device comprises:

a first plurality of output drivers to output block size information to the memory device, wherein the block size information represents an amount of data to be output by the memory device;

a second plurality of output drivers to output an operation code to the memory device, wherein the operation code specifies a read operation, and wherein the memory device outputs the amount of data to the controller device in response to the operation code; and

a plurality of input receivers to receive the amount of data output by the memory device.

38. (previously presented) The controller device of claim 1847 wherein the operation code is included in a packet.

wherein the block size information and the operation code are included in the same packet.

wherein the block size information is output in response to a first transition of an external clock signal and the operation code is output in response to a second transition of the external clock signal.

138. (previously presented) The controller device of claim 184 wherein both the first plurality of output drivers and the second plurality of output drivers output address information to the memory device.

the device of claim the wherein the block size information, the operation code, and the address information are output, in a multiplexed format, to the memory device via an external bus.

(previously presented) The controller device of claim 164 further including a clock receiver to receive an external clock signal, wherein the first plurality of output drivers outputs the block size information synchronously with respect to the external clock signal.

further including a delay locked loop coupled to the clock receiver and the plurality of input receivers, wherein the delay locked loop generates an internal clock signal, and wherein the plurality of input receivers samples the amount of data in response to the internal clock signal.

further including a delay locked loop coupled to the first plurality of output drivers and the clock receiver, wherein the delay locked loop generates an internal clock signal, and wherein the first plurality of output drivers eircuitry outputs the block



size information in response to the internal clock signal.

wherein the block size information is a binary code.

further including a clock receiver to receive an external clock signal, wherein:

the plurality of input receivers samples a first portion of the amount of data during a first half of a clock cycle of the external clock signal; and

the plurality of input receivers samples a second portion of the amount of data during a second half of the clock cycle of the external clock signal.

(New) The controller device of claim 184 wherein, during a clock cycle of the external clock signal, the plurality of input receivers samples two bits of data of the amount of data output by the memory device via an external signal line.

196. (New) The controller device of claim 154 further including a clock receiver to receive an external clock signal, wherein, during a clock cycle of an external clock signal, the input receiver receives two bits of data from an external signal line, wherein the two bits of data are included in the amount of data output by the memory device.



197. (New) The controller device of claim 160 wherein the delay locked loop circuitry includes at least one variable delay line used in the generation of the internal clock signal.

6

198. (New) The controller device of claim 197 wherein the delay locked loop circuitry includes more than one variable delay line used in the generation of the internal clock signal.

1999. (New) The controller device of claim 164 further including a clock receiver to receive an external clock signal, wherein, during a clock cycle of the external clock signal, the plurality of input receivers samples two bits of data from an external signal line, wherein the two bits of data are included in the amount of data.